



Note 2: The stressed sensitivity value in the table are for system level BER measurements which include the effects of CDR circuit.

